Description: ADI公司,型号为ADuC814的单片机的I2C总线通讯程序源码,含MASTER和SLAVE两种方式-ADI, model for the SCM ADuC814 I2C bus communication program source code, including the MASTER and SLAVE two ways Platform: |
Size: 5120 |
Author:duck |
Hits:
Description: 完整的I2C slave model以及spec詳附在內,適合想利用verilog開發此類傳輸的人參考
-integrity of the I2C slave model and spec are attached, want to use Verilog for the development of such transmission of reference Platform: |
Size: 226304 |
Author:李寧 |
Hits:
Description: 一般网站上都有i2c master模块的代码,但很少有slave的代码,这里就是slave的代码,非常有用.-general website have i2c master module of code, but very few slave code, This is the slave code, very useful. Platform: |
Size: 2048 |
Author:hxwf801 |
Hits:
Description: i2c slave,这个是I2CBUS接收端的源代码,由VERILOG写成,经过综合和调试-i2c slave, this is the receiving end I2CBUS source code, from VERILOG languages, through integrated and debug Platform: |
Size: 1024 |
Author:Xiaoyang Wang |
Hits:
Description: I2c中通信的从机发送和接收信息的Verilog程序测试模块,用Modelsim仿真通过-I2C communication from machine to send and receive information Verilog module test procedures, using ModelSim simulation through Platform: |
Size: 5120 |
Author:Tomersun |
Hits:
Description: 自己写的一个i2c slave的模块,verilog,已经通过验证,可以写可以读,希望对大家有用-To write a i2c slave module, verilog, has been validated, you can write can be read, in the hope that useful Platform: |
Size: 2048 |
Author:lj |
Hits:
Description: 这是一个I2C总线设计,同时包括了仿真验证环境,可以同过主机从机验证该I2C设计功能-this is a i2c bus verilog design ,also including the simulation environment. Platform: |
Size: 177152 |
Author:rsd |
Hits: